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ABSTRACT 
A two- and three-dimensional multi-chip module technology has been developed in response to the 
continuum in demand for increased performance in electronic systems, as well as the desire to redace the 
size, weight, and power of space systems. Though developed to satisfy the needs of military programs, 
such as the Strategic Defense Initiative Organization, the technology, referred to as High Density 
Interconnect, can also be advantageously exploited for a wide variety of commercial applications, 
ranging from computer workstations to instrumentation and microwave teiecommunications. The 
robustness of the technology, as well as its high performance, make this generality in application 
possible. More encouraging is the possibility of this technology for achieving low cost through high 
volume usage. 
INTRODUCTION 
Size, weight, power. To a space system, they represent cost and complication. Reducing them, at least 
as far as the electronic subsystems are concerned, became the central focus of the Phillips Labratosy 
(PL) Wafer Scale Integration (WSI) program, sponsored largely by the Strategic Defense Initiative 
Organization (SDIO). At the same time, the Defense Advanced Research Preparedness Agency 
A) recognized the tremendous potential of such a technology to improve the performance of 
ics systems, military and commercial. When DARPA and PL initiated programs in the mid- 
1980's to explore these new possibilities, they participated in developing a new approach within an 
emerging class of technologies called multi-chip modules (MCMs), which themselves are a part of ai 
broader class of technologies known as wafer scale integration (WSI) technologies. The MCM 
technology discussed in this wn as High D e n s i ~  Interconnecl (EIDI), developed by 
complementary support from and PL with the General Electric company, is a novel technique 
for re-assembling bare integrated circuits in a manner that dramatically improves size, weight, and 
performance [I]. Perhaps more novel is the potential of this technology to address an exceptiondly large 
class of applications: military and civilian, space and terrestrial, strategic and commercial. 
BACKGROUND 
Traditionally, an integrated circuit (IC) chip is placed in a single chip package (SCP) to protect it from 
mechanical damage and to provide electrical access to its tiny electric terminals. The problem associated 
with conventional electronics assembly methods based around the SCP is that they exact significant 
penalties upon the size, weight, power, performance, and reliability of an electronics system. 
Furthermore, the reliability of a system built in a manner is also non-optimal, due to extraneous mabenals 
and structural interfaces, each representing an additional failure opportunity and thermal barrier. 
Finally, SCPs limit the electrical design complexity that is projected for systems near and beyond the 
year 2000. It is suggested that for these systems, many hundreds if not thousands of signals will emanate 
from the teminals of individuals IC chips [2]. 
Phillips Laborator)., in the mid-1980's, launched the Wafer Scale Integration (WSI) p r o g m  in seaeh of 
better packaging approaches. Here, a special emphasis was placed on technologies that were sui&;abie far 
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space strategic missions. Some of the missions envisioned for the SDIO were based on capabilities that 
were prototyped with large brassboards. For these missions to be practical, the same functionality 
demonstrated in the brassboards, sometimes one or more racks full of electronics, had to be compressed 
Inlo comjpatments that were measured in cubic centimeters rather than cubic feet. 
MCM approaches can be delineated into patterned-substrate and patterned overlay approaches (Figure 2). 
118 the patrerned-substrate approach (Figure 2a), the interconnections between components are formed a 
L I I ~ U ~  I ,  bnLc a m~cro-p~~nled clrcull board. In Lhe pultettled ovetiay approach (F~gure 2b),  he approach 
used for ithe HDI process, the interconnections are not formed until all components are placed within the 
substrate. 
(a> (b) 
Figure 1. Hybrid wafer scale integrationtmulti-chip module approaches. (a) Patterned substrate. 
Qb) Patterned overlay. 
THE HIGH DENSITY INTERCONNECT (WDI) PROCESS 
A samplified version of the sequence used to create HDI modules is depicted in Figure 2. Construction of 
an FED1 module starts with a blank piece of substrate material of suitable flatness and quality. The 
substrate is processed first by forming wells or recesses into which the components are placed. Different 
component thicknesses are accommodated by recesses of different depths, formed in such a way as to 
yield an assembly that is essentially planar (within 0.0005 inches) after all components are placed. 
Cornpanewe are mounted into ;he substrate with computer-controlled component placement equipment 
ahat uses the opposite comers of each component as alignment fiducials. Components are secured to the 
subswale with a special thermoplastic, chosen for its thermai conduction, thermal coefficient of 
expansion, and flow viscosity properties. Aluminum can be sputtered on areas of the substrate not already 
covered by components to facilitate the longer direct current interconnections (such as power and ground) 
and the teminals of the HDI modules. 
Subsequent steps of the KDI processing sequence relate to the novelty of the fornation of the so-called 
patterned overlay. This sequence begins with the lan~ination of Kapton dielectric to the entire substrate. 
Tiny opening holes or vias to the surface below the lamination are laser-formed and metallized to 
complete electrical connection to the ICs below. The metal system consists of sputtered titanium and 
copper, electroplated copper, and sputtered titanium. To pattern the metallization configuration, a 
sprayed photoresist layer is laser-exposed as required with an adaptive lithography system. The adaptive 
process is used to dynamically correct for the slight but inevitable errors that occur in component 
placement. Eventually, 2 to 4 additional layers of this dielectric-metal system are formed onto the HDI 
assembly, depnding on the wiring capacity demands of a particular application [3]. 
Final packaging of HDI modules for military and space applications typically involves using a laser- or 
seam-welded kovar flat package to hermetically encapsulate the KDI substrate. These packages interface 
electrically to the HDI substrate through lead wires, which pass through insulating gIass beads in the wall 
of the package. Simple wirebonds between the HDI substrate and the leads facilitate the electrical 
connections required. Other hermetic and non-hermetic packaging methods have been explored and 
remain an active area of research. These include: (1) the integral package, which uses the substrate itself 
as a f ind?  hemetic package, eliminating all wire-bonds; (2) non-hermetic, direct attach techniques, 
which interface inverted HDI modules directly to a PWB using an appropriate interposer (e.g., cinch 
connector, elastomeric, etc.); and (3) special high pin count package designs, extendible to threc- 
dimensional WDI modules [4]. 
PREPARING SUBSTRATES 
A thin layer of aluminum is 
The HDI process becjins with a flat blank Pockets are formed in the substrate deposited uniformly onto Ihe 
of a starting material, such as alumina using industrial computer-controlled substrate. The metal is then 
(most commonly used), aluminum milling equipment (other high volume selectively patterned and etched to 
nitride, silicon, glass, etc. This flat blank production techniques can be form "backside metal" contacts for 
becomes the substrate, which provides a implemented). These pockets become certain components and other 
mechanical supporting structure for the receptacles for the various integrated special functions. 
HDI module. circuits and passive components 
required for the functional HDI module. 
PUCING FORMING A PAmERNED 
COMPONENTS OVERLAY 
After a computerdetermined quantity of 
adhesive is automatically distributed in 
each pocket, the components are- 
transferred from dispensers with a Vias are then l ase rd~ l i d  to open 
robotic "pick-and-place" machine. The Following a spray-on application of contacts to the 
chips are placed with their electrical Ultem 1000 thermoplastic dielectric, terminals- A micron thick 
contact pads facing upward. the first Kapton layer is laminated to System is prmessd 
the substrate at 300° C. through sputtering and 
electroplating, forming the l rs t  
layer interconnections. 
FINAL PACKAGING 
One of the n~ost Common modes of Finally, a package lid is vvetded or 
packaging for HDI modules is the soldered to form a hermefic seal. 
ht~t'r~etic package. In this case, the Other HDI packaging options include Addtional dielenric layers are laminated HDI substrate is glued into a package hemetic integral substrate and non- 
and metallization layers are formed as made of Kovar. Wire bonds are hermetic carriers. 
necessary. These subsequent formed between substrate and 
laminations utilize a thermosetting package leads. 
siloxane-polyimide adhesive. 
Figure 2. The two-dimensional NDI process. 
P~ocess Repair and Com~onent Pre-Tesl 
Tllc ability io repair any MCM process is important for two reasons: (1) the value of the collection of 
components committed to an MCM is sometimes very significant, particularly for military applicalions: 
and (2) component yields are often too low to produce a first-pass functional MCM. Repair of the HDI 
process is routinely accomplished by removing the overlay, selectively removing and replacing bad 
components, and rebuilding the overlay. Recent tests have demonstrated as many as eleven consecutive 
I-cpaii- cycles o n  inciividual HDI modulss n.itli no mc:~surahle differcnccs in rhc physical or clcctrical 
pcirformarace characteristics of the components. Several "known good die" techniques can be employed 
with the ED1 process to mitigate the need for module repair. One technique involves the bum-in on 
partidly completed HDI assemblies. Unlike patterned substrate approaches, HDI allows interim testing 
so be pedomed after the metallization of each layer, if desired. A simpler technique for high volume 
production involves the use of a dedicated electronic membrane, built from HDI itself and configured to 
interface with all critical substrate components upon (temporary) contact to the substrate. Finally, a more 
elegant technique that mimics the conventional IC burn-in approaches can be used, which involves the 
lase of a special adaption of the HDI process to actually create recoverable ICs. This temporary 
ir~rcl-connect process, forms single-layer temporary patterned overlays on individual ICs, which can be 
rcrnoved after the IC is burned in. Each of these testing techniques represents an interim solution for a 
problem that will ultimately be solved by the semiconductor vendor. 
Recent SDIO-sponsored research under the PL program has resulted in the development of a three- 
dsrnenslonal extension of the HDI process. This "3D HDI" is unique among the various approaches that 
havc bcen proposed to achieve a three-dimensional packaging system in that it is based on direct 
exlens ens of the two-dimensional HDI  process. A simplified sequence for achieving 3D-HDI is shown 
a n  Figure 3. 3D-HDI combines a collection of identically-sized two-dimensional HDI modules into a 
vcry compact assembly through direct stacking. In this case, electrical contacts are formed in on thc 
edges of individual IIDI modules to be combined into a three-dimensional assembly. After the stack of 
&DI modules is laminated togqther, new HDI palterned overlays are created, which interconnect the 
cdges of individual layers together, like a miniature backplane. Depending on the module IeveI wiring 
capaclly requiPements, two or all four edges are utilized for patterned overlay interconnection. Several 
demons&ahion three-dimensional HDI modules have been constructed, including intercor~nectivity 
n~odules (Figure 4a), thermal profiling modules, and functional memory modules (Figure 4b-4d). Final 
packaging can be accomplished using l:ovar packages similar to those previously described for 2D-HDI. 
Figure 3. Three-dimensional WDI process. 
Figure 4. Three-dimensional WDI modules. (a) Interconnectivity Module. (b) Memory Module, 
(c) Edge view of memory module. (d) Mernory module in final package. 
Properties of HDI 
This section addresses further the electrical and mechanical properties of the HDI process that makc; ill! 
viabie for general application and discusses reliability and manufacturability issues. 
Electrical Performance 
Perhaps the greatest motivation for the development of MCM technologies is electrical pedomance. As 
the performance of digital systems built with silicon ICs exceeds 100 MHz, high fidelity interconne-t' Ions 
structures are required. The interconnections of a PWB are reasonably high in performance, but their 
physical span, resulting from the use of SCPs for a conventional system forces the designer to implemcni 
transmission line design rules at a sufficiently high frequency. Although t~ansmission line behavior h 
well understood, the prospect of re-designing hundreds of digital signal lines to accommo8ate ceon@ralled 
impedances is formidable. Converting such designs to MCM technologies such as HDI allows the system 
designer to create better systems while still employing the simpler, lumped circuit analysis and design 
procedures. With HDI in particular, the quality of the interconnection system is very high. The thick 
copper interconnections minimize series loss, and the relatively thick, low permittivity, planar intermeal 
dielectrics provide a relatively low capacitance. In this respect, HDI interconnections are supnor in 
quality to the lossy interconnectio~~s that are characteristic of the integrated ckcuit itself. 
As promising as HDI is for digital circuits operating in the lumped element regime, it is even a more 
enabling solution for digital and analog circuits operating in the transmission line regime and even 
beyond. Measurements recently performed by the Mayo Foundation indicate the capability of two-inch 
HDI substrates to support impressed digital signals well above one gigahertz [5] .  One of the most 
significant advantages in electrical performance for HDI is that the high quality interconnection structure 
terminates directiy to the IC itself. The physically smooth transition of an HDI via is particularly 
important at microwave frequencies, where low-inductance, high quality terminations are desired. As 
such, HDI provides much higher quality transitions than those provided by wire bonds, tape automated 
bonding, and even solder (as used in controlled collapse chip interconnection approaches). To better 
underskand these advantages, an effort was recently undertaken by GE to compare ordinary microwave 
siructurcs bull1 in HDI to those built with more traditional technologies. 
Mechanical Design 
Pal~Lemed overlay processes offer several significant advantages. First, the thermal and electrical paths 
ape sepaated, providing a more efficient utilization of the available area. All contacts to the components 
in the subswate are formed simultaneously during assembly, using high yield fabrication methods 
developed onginally for the construction of ICs. The patterned overlay design also supports maximal 
component densities. In some cases, more than 90% of a substrate area is covered by components, 
cornpa~ed to the 6-20% in conventional packaging approaches. The interconnection capability of a 
pattcrned overlay process is great compared to MCM approaches based upon wire bonds or tape 
automakd bonding, which are predominantly limited to connecting only the peripheral regions of 
compnents. The ability to support to interconnection of contacts distributed throughout the surface of a 
compnent is promising for future generations of ICs, which will require greater communication 
bandwidths. The patterned overlay is more compact vertically, due to its planar construction. This 
planarity allows very rugged and compact three-dimensional structures to be formed. 
The robustness of ED1 has been graphically demonstrated in a series of tests by PL and GE to rest the 
pdormmce of HDI in extreme thermal, mechanical, and nuclear environments. A summary of these 
tests are presented in Table 1. Central to the design of the HDI process was the selection of appropriate 
makrials, since many failure mechanisms are related to the interactions that can occur at the interfaces of 
dissimilar materials. The compatibility of these materials are often exercised by the batteries of tests 
prescribed in miIitary standards and specifications. For example, several thermal shocks between two 
tennprature extremes tests the differences in thermal expansions of the various materials used in the WDI 
process. Underground nuclear tests demonstrate the ruggedness of a technology to withstand high 
amounts of total ionizing dose and thermomechanical shock. On these and other bases, the HDI process 
has k e n  demonstrated quite spectacularly. 
The research to further refine the understanding of HDI reliability continues. One effort, a joint venture 
of reliability analysts within the Department of Defense and NASA, is exploring the value of the so- 
cdled kacnihional military reliability tests to adequately exploit reliability probIems in various MCM 
txhnologies, including HDI. This "Reliability Technology" or "RelTech" effort is conducted through 
theoretical modeling, test, and destructive and non-desAmctive analysis of groups of WDI test structures of 
represenutive complexity. These structures are instrumented with reliability monitoring structures 
(miniature rest ICs developed by Sandia National Laboratories), as well as representative digital logic, 
memory, analogy, and transmission line circuits. The findings from this effort may lead to future 
refinement of the criteria used by NASA and the military to evaluate, qualify, and certify MCM 
t~hndogies  for military applications and those commercial applications which rely on military 
sp~ificatisns for guidance in technology selection (e.g., heart pacemakers, etc.). 
FOP bath engineering prototypes and high volume production, HDI has several significant 
mmufactmability features. For low-volume production, flexibility is important. In some MCM 
approaches, significant non-recumng expenses (NRE) are required for the formation of many 
photolithographic masks and often the construction of specialized tape automated bonding (TAB) isarncs 
For low volume prototype fabrication, the HDI process, wh~ch is maskless and requires no TAB ih-arnes, 
can be particularly cost effective. Engineering changes can and have been performed overnight, EIB 
contrast to other approaches, such as cofired ceramics, which often require substantial turn-aroue~d tlirnes 
for even minor patterning changes. At the high-volume end of the production spectrum, the impact OF 
' c\ NRE IS, of course, amort~zed across a much larger number of units. Wh~le primarily a rnaskless pro: 
WDI can also employ mask-based processing, due to newer, high-accuracy automated die placemen! 
equipnlent. W l ~ h  o~tier producllo~l enhancemen~s and h e  advanlage ul the paucrned ovcllaq pr occs\. 
which forms all interconnections to components as a by-product of fabrication (in contrast to gairemed 
substrate approaches), HDI can potentially realize one of the lowest per-unit costs of any MCM process 
produced in volume. 
Table 1. Representative test data on two-dimensional Nigh Density Interconnect (IIDI) substrates 
(after El]). 
Catego~y Test Description 
Mechanical Constant acceleration 7,000 G 
Drop Shock 1,500 G, 0.5 ms 
Extreme mechanical 68,000 g linear 
shock 178,000 g centrifugal 
Thermal Thermal Cycle 1,000 Cycles -5S0 to 
12S0 C 
Severe Acceleration 1,000 Cycles -200° to 
1 5S0 C 
Radiation Thermomechanical Shock Underground Nuclear 
Test 
Total Dose Tested above ground to 
40 Megarads total dose 
APPLICATIONS OF THE WDI TECHNOLOGY 
Since the inceptio1.1 of the PL WSI program, the interest in MCM technologies has become widespread. 
both in the government and private sector. Clearly, an increased level of integration afiows higher 
gerfomance systems to be constructed, some of which would be impossible to assemble with 
conventional packaging approaches. The two key considerations for candidate applications are those that 
would most dramatically benefit from: (1) a overall consistent reduction in interconnection path lengths 
in a highly controlled manner and (2) a greatly improved wiring capacity. In other cases, 2D- and 3D- 
HDI can facilitate the assembly of an existing system in a form compact enough to make it useful in ways 
not previously conceived. Finally, in those applications where "more is better", 2D- and 3D-EIIDI allow 
systems of much greater capacity in an equivalent weight and volume. A smpling of those applications 
that would most dramatically benefit from these braits are presented in the following paragraphs. 
Magnetic Recording Svstem Replacements 
Every space system, aircraft, and many ground systems require recording systems for data stomge. For 
space systems, an orbit's worth of data must be collected for relay toa ground station located in one 
position on the surface of the earth. Flight recorders are required in all military and commmcid aircraft 
to hold key infomation for crash investigations or routine reliability surveys. Finally, the use of data 
recording systems for instrumentation is widespread in many systems. The traditional use of magnetic 
recorders becomes less attractive, because of the limited reliability, data recording speed, and ease of 
;iccess. For these reasons, solid state storage is being actively considered by the military and NASA. 
HDI has already been demonstrated in several different memory module designs, fabricated for an 
upcoming satellite experiment (Figure 5a). Additionally, ruggedized memory module of two different 
designs have been fabricated for the Defense Nuclear Agency. HDI, particular the 3D-HDI, gives 
semicomdhsctor memory storage a much greater density, making the solid state storage alternative a 
lucrative one. 
Mcdacal imagallg Svstem Enhancemen1 
A n~lebficd imaging system is only one example of a system where the ability to rapidly acquire and 
process data is an important consideration. One of the key components of any data acquisition system is 
the anaalog-to-digital convertor ( A X ) ,  which samples a continuously variable signal and provides it a 
computer in a digital form. It is possible to construct fast, coarse ADCs or higher resolution but slower 
ADCs with existing monolithic IC processes. While in principle it is possible to assemble fast ADCs 
with high resolution from a group of low resolution ADCs, the variability in electrical path lengths create 
clecw~cal skew and differential resistance between channels render this approach impractical when using 
conventional packaging methods. The fist  8-bit video rate flash converters were not routinely used, for 
example, undl companies such as TRW were able to build them monolithically. With WDI, however, the 
conastrucdon of multi-component A X s  may now be practical, since electrical path lengths and electrical 
contact benninations are directly and precisely controlled through layout. This feature, along with the 
low ~rmiteiviey dielectrics used in the patterned overlay, create the electrical performance characteristics 
needed to build composite, high-performance ADCs. 
MOPC generally, the construction of superior mixed signal (analog plus digital) systems, such as dc-to-dc 
power convertors are made possible through HDI. While excellent monolithic, mixed-signal IC 
p-sroccsses exist today, it is typically not possible to create both analog and digital devices of superior 
qnalivj and density within the same IC processes. HDI allows the mixture of a wide variety of device 
tecl-anoiiogies. In the same module, optimal digital (e.g., sub-micron CMOS), analog (e-g., high quality 
bapolx), m d  microwave (e.g., GaAs) IC processing technologies can be present. The superior 
rnkcrzonnecfion design afforded by the patterned overlay interconnection system allows the conslruction 
of fuwct~o~raal bblocks that have a performance superior to that in a monolithic or conventionally packaged 
multi-compnent approach. The performance advantages of this capability can be considerable. For 
example, GE, in their own internal research, have developed dc-dc power convertors that approach 100 
W/sn3 density with an efficiency above 85%. Monolithic dc-dc power converiors do not presently 
achieve this efficiency because of the slight compromises made in the mixed-signal monolithic IC 
processes which accumulate to an overall lower efficiency at the system level. 
Teilecommaanications and Microwave 
The increasing emphasis on high-speed telecommunications is driving the performance of electronics. 
One example of a high-speed telecommunications product is the radio-frequency (rf) modem, which 
sends infomation normally transmitted through telephonic or direct-line media through radio 
transmission. Presently, rf modems are bulky and expensive, and will be prevalent only when they are 
made compact and inexpensive. They represent one of many opportunities in the telecommunications 
field where a high-performance MCM technology such as HDI can accelerate use through size, weight, 
and even cost reduction. The extension of RDI to other applications in the microwave region is also 
prorn~sing, due to its superior electrical performance. 
Computers 
Faster computers can be cor~structed using HDI. In several early programs with DARPA, HDI was uscd 
to construct a computer based on Texas Instruments TMS320C25 16 bit fixed point microprocessors. 
The WDI version of a computer previously built on PWB was shown to achieve in some cases ahove 80 
MHz pcrfornlancc, substantially higher than thc IC's rated pcrforma~lcc of 40 MHz. Other experirner~~s :aa 
PL demonstrated a measured performance of up lo 71 MHz from memory components rated as 40 MHz 
components. More recent experiments with iawrcncc Livermor-c h a i ~ o ~ ~ a l  Labralor-y or1 KiOOti  b'ixcii: 
computer cores (Figure 5b) built in HDI demonstrated at least a 70% performance improvement. Bn th is 
case, several of the 16 MHz units (54 components, including an R3000 central processor, R3010 floating 
point unit, and 256 kilobytes external cache) were functionally operating up to the 27.5 MHz limit of the 
testing configuration. 
Figure 5. Memory and computer WDI modules. (a) Space-qualified memory module, 
(b) R3000/R3010 computer core, cornplete with 256 kilobytes of instruction and d a b  cache. 
Future supercomputers will require extraordinary interconnectivity for maximal data bandwidths. Evela 
though monolithic ICs could be constructed to support these high interconnectivity requirements, single 
chip packages are pin limited, even as they hinder the electrical performance needed by a supercomputer. 
HDI, particularly 3D-HDI, will allow system designers to re-think and re-define the previously accepted 
limilations of performance with available packaging technologies. The construction of multi-prwessorr 
nodes in an exceptionally small space is now possible. Since HDI can support wiring capacities that 
would allow individual integrated circuits to support thousands of input/output interconnections, 
multiple-instruction, multi-data stream (MIMD) star topologies for a limited number of 32/64 bit 
processors operating at very high speeds can be explored. This feature combined with the circuit 
compression factors provided by 3D-HDI make possible the definition of a new state-of-the-art in 
computing. Since HDI, for example, allows individual ICs to be placed together within several 
thousandths of an inch, interconnected with a high performance metaVdielectric system, larger 
synchronous cache memories, additional co-processors, and associated inputfoutput circuibry can be 
tightly integrated with a net performance increase, as the new Intel "DX2" microprocessors do at the IC 
level. 
Integrated SensorIActuator Assemblies 
One trend ina advanced packaging is to pack more of a given type of circuitry in the same volume (e.g., 
more mem~ory). Another is to make a higher performance functional block (e.g., a computing engine). 
Still another is to integrate more of a system, even a complete system, into a module. Many applications 
in robotics and automotive electronics could benefit from the ability to build a sensor and processor in the 
same module. The abilities to place a computer in the arm or joint of a robot or inside the brakes of an 
automobile allow greatly simplified cenlral control concepts to be applied: less complex communications 
wealliid be required. bulky wiring harnesses could be reduced or eliminated, and lighter and more rapidly 
responding systems could be developed. A still more intriguing possibility is that an entire electronics 
system, horn sensor to actuator, could be constructed in a two- or three-dimensional HDI system. For 
example, micro-miniature roving systems, equipped with infrared focal plane arrays or charge-coupled 
device displays, could be constructed for the exploration of seascapes, the insides of tunnels and 
minesiaaft'ns, or perhaps for the exploration of the surface of another planet. These and other concepts, 
some sliBi perhaps in the realm of not-so-old science fiction, are achievable through dramatically 
increased integration capability. 
CONCLUSIONS 
Thriough significant research and development activities sponsored by the government, a revolutionary 
patterned overlay MCM technology has been developed. The HDI technology is as versatile as it is 
robust, fully capable of meeting the demanding needs of military and commercial applications. It is 
unaquely capable among MCM technologies in its ability to accommodate a wide variety of existing 
comp+nent technologies, application regimes, operating environments, and ready extension to an even 
denser three-dimensional form. It is being actively researched for many applications already and is 
available presently in limited production quantities for evaluation, with large production availability 
closely following. The benefits of the two- and three-dimensional HDI technology, to reduce the size, 
welg!mt, and power of electronic systems, and perhaps more importantly, to dramatically improve their 
performance, make it one of the most significant new technologies for advanced electronics packaging 
srnce the ofiginal single chip package for the integrated circuit. 
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